News & Updates
In this article, we’ll discuss the key design features to implement, and steps to take prior to fabrication that will help prevent some common DFM problems. I’ll also provide examples of where I commonly see these PCB DFM problems in signal integrity circuits.
If you’re working with a high-speed digital component, there are some simple power integrity rules that should be followed. However, there is one quantity that is sometimes ignored when building a PDN impedance simulation: the spreading inductance of your plane pair. Here are some points designers should know about the spreading inductance of a plane pair.
In this article, I’ll present some design basics that every new designer should follow to help ensure their design process is successful. Some of these points may challenge the conventional view of how circuit boards are constructed, but they are intended to help balance low noise signaling, manufacturability, and ease of solving a layout.
The primary goal of your traces is to carry signals throughout your board without losses. To do this properly, you must familiarize yourself with the requirements for signals on the printed circuit board and how to optimize the topology of the board in terms of signal integrity. We will analyze the most popular routing cases applicable for using the Gloss and Retrace tools in Altium Designer to optimize your signal integrity.
High voltage PCBs are subject to certain safety and reliability concerns that you won’t find in most other boards. If your fabrication house specializes in high voltage PCBs and keeps materials in stock, they can likely recommend a material set, as well as a standard stackup you might use for certain voltage ranges and frequencies. If you need to choose your own materials, follow the tips below to help you narrow down to the right material set.
There are some guidelines I see many designers implement as a standard practice, often without thinking about it. Some of these practices are misunderstood or implemented without best practices. Others are implemented without thinking about the potential problems. One of these is the use of tented vias, which is sometimes implemented in a PCB layout by default. Is this always the right practice?
The idea of a purely capacitive load is something of a fallacy. Yes, capacitors exist, but all capacitors are non-ideal, and it is this deviation from a theoretical capacitance that determines how to impedance match a load that exhibits capacitive behavior. Let’s take a look at this important aspect of interconnect design and see what it really means to terminate a capacitive load.
There are all sorts of version control systems out there that people have been using with their PCB design software. As discussed in Why Use a Version Control System, we looked at different options ranging for local hard drive storage to sophisticated online revisioning systems. In this article we will be reviewing the differences between a standard VCS and Altium 365.
Version Control Systems (VCS) have been around for many decades within the software world but can be surprisingly new to some folks in the electronics design industry. This article will cover what a VCS is, what it does, and why you should be using one for your PCB design projects.
Designers often conflate leftover annular ring and pad sizes - they need to place a sufficiently large pad size on the surface layer to ensure that the annular ring that is leftover during fabrication will be large enough. As long as the annular ring is sufficiently large, the drill hit will not be considered defective and the board will have passed inspection. In this article, I'll discuss the limits on IPC-6012 Class 3 annular rings as these are a standard fabrication requirement for high-reliability rigid PCBs.
Sending a board out for fabrication is an exciting and nerve-wracking moment. Why not just give your fabricator your design files and let them figure it out? There are a few reasons for this, but it means the responsibility comes back to you as the designer to produce manufacturing files and documentation for your PCB. It’s actually quite simple if you have the right design tools. We’ll look at how you can do this inside your PCB layout and how this will help you quickly generate data for your manufacturer.
RF structures can be complicated to design and layout, particularly because many RF systems lead double lives as digital systems. Getting an analog signal out of a component and into a waveguide for high isolation routing is not so simple as placing a microstrip or stripline coming off your source component. Instead, you need to create a special microstrip to waveguide transition structure to ensure strong coupling into and out of your waveguide.
Layouts for complex electrical systems may need to make extensive use of copper pour to provide ground nets, power nets, shielding, and other copper structures for power and signal integrity. Backplanes, motherboards, RF products, and many other complex layouts will make use of copper pour and polygons that can’t be easily placed as custom components. The rules-driven design engine in Altium Designer® also ensures that any PCB polygon pour you place in your PCB layout will comply with clearance rules and will be checked against other electrical design rules.
If you need to connect multiple boards into a larger system and provide interconnections between them, you’ll likely use a backplane to arrange these boards. Backplanes are advanced boards that borrow some elements from high speed design, mechanical design, high voltage/high current design, and even RF design. They carry their own set of standards that go beyond the reliability requirements in IPC.
The upcoming Gen6 version of PCIe is pushing the limits of signal integrity for many computer systems designers. As with any high-speed signaling standard, signal integrity is a major design consideration, which requires the right set of design and analysis techniques. Rather than digging deep to find PCIe 5.0 signal integrity requirements from PCI-SIG, we’ve compiled the important points for today’s PCB layout engineers. Layout engineers should pay attention here as these design requirements will become more stringent in later PCIe generations.
An essential aspect of project management is time management, especially when your design team is working remotely. Your time management strategy is team-based and individual, but time can easily get spent on important tasks when working as part of a team. So how can you streamline important collaboration tasks for your design team to increase productivity?
In these days of easily-available internet and quarantines, everyone is working remotely. It’s nice being able to spend time with family and regain control over your schedule, but keeping track of projects and revisions while securing user access feels like its own job. With the right set of project and data management tools, you can easily share your data with collaborators without tracking email chains.
When I started using my Altium 365 Workspace for collaboration, I found I could make things run more smoothly when I kept things organized. However, I prevented any issues thanks to all the organization tools built into the Explorer panel within Altium Designer. Let’s take a look at how you can get the most value out of your Altium 365 Workspace in terms of organization and access management.
PCB manufacturing is competitive, and there is plenty of worldwide manufacturing capacity for new boards. If you’re looking for a manufacturer for your next project, it can be difficult to determine who is the best option to produce your board. Different fabricators and assemblers offer different levels of service, different capabilities, and access to different processes and materials. There are a lot of options to consider when selecting a manufacturer for your project.
Ever since I started using Github and Google Docs, I fell in love with revision control. Instead of keeping multiple copies of essential files and time-stamping every revision, revision tracking information gets stored alongside the file. This environment works great for code, spreadsheets, and documents, and Altium brings these same features into PCB design.
With advances in industrial automation, automotive technology, remote sensing, and much more, image processing is taking center stage in many embedded systems. Image processing with older video systems was difficult or impossible due to the low quality of many imaging systems with perpetual uptime. Newer systems provide video with higher frame rates and higher resolution images, but these systems still needed to connect directly to a computer in order to enable any useful image processing applications.
EDA tools have come a long way since the advent of personal computing. Now advanced routing features like auto-routers, interactive routing, length tuning, and pin-swapping are helping designers stay productive, especially as device and trace densities increase. Routing is normally restricted to 45-degree or right-angle turns with typical layout and routing tools, but more advanced PCB design software allows users to route at any angle they like. So which routing style should you use, and what are the advantages of any angle routing?
If you do a search for “Hardware-in-the-Loop” testing, you will frequently find examples of complex, real-time systems. Article from National Instruments, for example, gives a nice explanation and background on what hardware-in-the-loop (HIL) is, and provides an example of testing electronic control units within an automobile. In this article, we will be focusing on a smaller, more bite-sized version of HIL testing concepts.
If you’re an antenna designer, then you’re likely familiar with all aspects of near-field vs. far-field radiation. Given the litany of radiated EMI problems that cause noise within and outside of an electronic device, one might suddenly realize their new product is acting like a strong antenna. To understand how EMI affects your circuits, it helps to understand exactly how near-field vs. far-field radiation from your PCB affects your ability to pass EMC checks and affects your circuits.
How often have you started down the PCB development process and been bogged down by time-consuming administrative tasks? Once you get ready for production, working through a design review and correcting any DFM problems takes its own share of time. With hastening product development timelines and shorter product life cycles comes the pressure to increase PCB prototype iteration speed without sacrificing cost or quality. So how can PCB design teams keep their development schedules on track without sacrificing quality or risking a failed prototyping run?
A journey of a thousand miles begins with a single step, or so the aphorism goes. I think it’s worth noting that the first step is the most difficult to take. Analysis Paralysis is especially true when dealing with a new software package, including the recent release of Concord Pro. The recent version has brought with it a deluge of interest and enthusiasm in such a phenomenal tool. But I must say, Altium hit this one out of the park.
When you need to pass EMC certification and your new product is being crippled by a mysterious source of EMI, you’ll probably start considering a complete product redesign. Your stackup, trace geometry, and component arrangement are good places to start, but there might be more you can do to suppress specific sources of EMI. There are many different types of EMI filters that you can easily place in your design, and that will help suppress EMI in a variety of frequency ranges.