Welcome, Guest

Sign in to learn, create, and do more with the product you love.

News & Updates

Filters:
Tag
Embedded thumbnail for How to Highlight or Select Net Connections in the PCB
How-To's
How to Highlight or Select Net Connections in the PCB

We’ll show you how to highlight net selections so you can easily track where connections are made. We’ll show you how to hide and show nets, and how to use the view configuration and PCB panels to view and highlight nets across your design, and how to assign net colors in both the PCB and the schematic.

HDI PCB design and HDI PCB manufacturing process
Blog
Design Basics for HDI and the HDI PCB Manufacturing Process

As the world of technology has evolved, so has the need to pack more capabilities into smaller packages. PCBs designed using high-density interconnect techniques tend to be smaller as more components are packed in a smaller space. An HDI PCB uses blind, buried, and micro vias, vias in pads, and very thin traces to pack more components into a smaller area. We’ll show you the design basics for HDI and how Altium Designer® can help you create a powerful HDI PCB.

Embedded thumbnail for Remove Unused Via Pads
How to Design a BGA
Remove Unused Via Pads

The Remove Unused Pad Shapes tool in Altium Designer gives you control over the via pads in your design. We’ll show you how to use it to increase the usable area of power and ground polygons, increase the density of conductors between hole rows, and fixing incorrect connections.

All About PCB Test Points
Blog
Is It Printed or a Component? All About PCB Test Points

Test points in your electronic assembly will give you a location to access components and take important measurements to verify functionality. If you’ve never used a test point or you’re not sure if you need test points, keep reading to see what options you have for test point usage in your PCB layout.

Embedded thumbnail for Tent Vias under BGA
How to Design a BGA
Tent Vias under BGA

When via are located close to component pads some soldering issues can arise, but this can be fixed with Tented vias. We’ll show you how to manually tent vias and how to tent vias through the Design Rules.

How to Design to a Differential Impedance Specification
Blog
How to Design to a Differential Impedance Specification

The concept and implementation of differential impedance are both sometimes misunderstood. In addition, the design of a channel to reach a specific differential impedance is often done in a haphazard way. The very concept of differential impedance is something of a mathematical construct that doesn’t fully capture the behavior of each signal in a differential trace. Keep reading to see a bit more depth on how to design to a differential impedance spec and exactly what it means for your design.

Embedded thumbnail for Via-in-Pad for BGA
How to Design a BGA
Via-in-Pad for BGA

We’ll teach you how to use Via-in-pad to reduce inductance, improve signal integrity, and improve power distribution system performance in BGA designs.

Embedded thumbnail for Using HDI Stackups during BGA Design
How to Design a BGA
Using HDI Stackups during BGA Design

Micro Vias and Buried Vias play an important role in high density interconnection layer stackups (HDI Stackups). We’ll show you how to add via and create rules to allow you to take full advantage of the HDI Stackup.

Product Lifecycle Management in Electronics Manufacturing
Blog
Product Lifecycle Management in Electronics Manufacturing

An effective product lifecycle management (PLM) solution will integrate the tools and processes employed to design, develop and manufacture a new device. This solution goes beyond engineering activities to include the project management, process control, and financial management of the end-to-end business processes. PLM solutions create this collaborative environment where product development can flourish, bringing additional benefits in efficiencies and transparent communications, breaking silos, and speeding up the development process.

Article preview
On-Demand Webinar
Length Matching in High Speed Buses

With ever increasing speeds in high-speed data systems comes a couple of PCB layout challenges. High-speed busses like DDR, VME, PCIe just to mention a few can all reach data transfer speeds that require strict timing with very tight tolerances, thereby leaving very little slack in the PCB layout. Watch this on-demand webinar to learn why it's imperative to match track lengths in high-speed data systems and differential signals. You’ll see how to properly define PCB length matching and time delay constraints, and how to effectively route high-speed signals in Altium Designer®.

Tight versus loose coupling
Blog
Should You Use Tight vs. Loose Differential Pair Spacing and Coupling?

In this article, we want to get closer to a realistic description of tight coupling vs. loose coupling in terms of differential pair spacing, as well as how the differential pair spacing affects things like impedance, differential-mode noise, reception of common-mode noise, and termination. As we’ll see, the focus on tight coupling has its merits, but it’s often cited as necessary for the wrong reasons.

Embedded thumbnail for Automatic Fanout With BGA
How to Design a BGA
Automatic Fanout With BGA

When routing a BGA it can be necessary to use automatic fanout to make the routing process easier and faster. We’ll show you how to run the automatic fanout for routing a BGA and how the rules can affect the outcome of the route.

Embedded thumbnail for Specifying NSMD and SMD for BGA
How to Design a BGA
Specifying NSMD and SMD for BGA

BGA layouts use two types of pads: SMD, Solder Mask Pads, or NSMD, Non-Solder Mask Pads. Here we’ll walk you through the differences and how to specify and edit them for your layout.

Engineering Design Review Guide
Blog
How to Solve Your Engineering Design Review Challenges

You’ve possibly gone through plenty of engineering design reviews, both on the front-end of a project and the back-end before manufacturing. Engineering design reviews are performed to accomplish multiple objectives, and with many engineering teams taking a systems-based approach to design and production, electronics design teams will need to review much more than just a PCB layout and BOM. Today’s challenges with sourcing, manufacturability, reliability, and mechanical constraints are all areas that must be confronted in real designs

Embedded thumbnail for Via Shielding and Stitching
Via Stitching
Via Shielding and Stitching

Altium Designer gives you full control over your via shielding and stitching. We’ll show you how to use our shielding and stitching tools, how to alter their parameters, and how to remove any unwanted via shielding and stitching.

Schematic Review Checklist
Blog
Schematic Review Checklist

One of the most common points of failure of a device occurs even before you start to layout your circuit board. Mistakes in your schematic design can easily make their way all the way into prototypes or production without a second thought once layout starts. In this article, I’m not going to extol the virtues of a good schematic design. Instead, this article is a simple no frills checklist.

Embedded thumbnail for xSignals for DDR3 and DDR4
How To Work with High-Speed Projects
xSignals for DDR3 and DDR4

In a high-speed design, DDR3 and DDR4 memory chips can utilize xSignal classes to match track lengths from the controller to the memory chip easily and quickly using the xSignals wizard.

Embedded thumbnail for High-Speed Tuning
How To Work with High-Speed Projects
High-Speed Tuning

If you use high-speed interfaces like USB 3.0, PCIE, or DDR3/DDR4, you need to use match length tuning to ensure that they work properly. We’ll show you why and how, as well as demonstrating the different tools for length tuning.

Via current carrying capacity for PCBs
Blog
PCB Via Current-Carrying Capacity: How Hot is Too Hot?

One common question from designers is current-carrying capacity of conductors in a PCB. Trace and via current-carrying capacity are legitimate design points to focus on when designing a new board that will carry high current. The goal is to keep conductor temperatures below some appropriate limit, which then helps keep components on the board cool. Let’s dig into the current state of thermal demands on vias in PCBs and how they compare to internal and external PCB traces.

Tag
Fab and Assembly Crash Course
Blog
A Day in the Life of the PCB Manufacturing Process

Before implementing design for manufacturing, it is important to understand the underlying process behind producing a physical PCB. Regardless of the various technologies present in each facility, a large majority of industry-leading manufacturers follow a specific set of steps to turn your design from a drawing in a CAD application into a physical board. In this article, we'll cover the basics that designers need to know as part of our crash course series on PCB manufacturing.

What Are the Main Skew Sources in a PCB?
Blog
Addressing Skew Sources in High Speed PCBs

If you compile a list of skew sources, you'll see that fiber weave-induced skew is only one entry on a long list of skew sources. We'll look at this list of possible skew sources below, and we'll see how they affect the operation of your PCB. From the list below, we'll see that some of these issues with skew are not simply solved by paying attention to the fiber weave construction in a PCB substrate.

Ground Below SMPS Inductors
Blog
Should Ground Be Placed Below Inductors in Switching Regulators?

We love answering questions from our readers and YouTube viewers, and one of the recent questions we received relates to EMI from switching elements in a switching regulator is "Should a cutout be placed below the inductor in a switching regulator circuit?". Despite the variations in inductors and their magnetic behavior, there are some general principles that can be used to judge the effects of placing ground near inductors in switching regulator circuits. We’ll look at some of these principles in this article

Alternative Pins
Blog
Altium Designer 22.6 Update

We are happy to announce that the Altium Designer 22.6 update is now available. Altium Designer 22.6 continues to focus on improving the user experience, as well as performance and stability of the software, based on feedback from our users. Check out the key new features in the What's New section on the left side of this window!

Top 5 Questions Regarding Stack Up
Blog
SAP (Semi-Additive PCB Process) – Top 5 Questions Regarding Stack Up

This Semi-Additive Process is an additional tool in the PCB fabricators' toolbox that enables them to provide feature sizes for trace width and spacing that are 25 microns, (1 mil) and below depending on the fabricators' imaging equipment. This provides much more flexibility to breakout out tight BGA areas and the ability to shrink overall circuit size and/ or reduce the number of circuit layers in the design. As the PCB design community embraces the benefits of this new printed circuit board fabrication technique, there are of course many questions to be answered.

Three ways to manage your BOM costs
Blog
Improving Supply Chain Success with BOM Management

It’s no secret that component shortages have become more frequent this year. In fact, countries around the world are losing billions in revenue due to supply issues. Having the right components on hand is more crucial than ever as availability, obsolescence, counterfeit products and environmental non-compliance risks continue to grow. Fortunately, many shortages can be avoided by introducing proactive supply chain practices.

Length Tuning Impedance
Blog
What is the Impedance of Length-Tuning Structures?

Do length-tuning structures create an impedance discontinuity? The answer is an unequivocal “yes”, but it might not matter in your design depending on several factors. Applying a length-tuning structure is equivalent to changing the distance between the traces while meandering. Therefore, you will have a change in the odd-mode impedance of a single trace. The question then becomes: does this deviation in trace impedance in a length tuning structure matter?

Designing the Next-Generation Electronics
Blog
A-SAP™ – What do you need to know?

The continued miniaturization of both packaging and component size in next-generation electronics is becoming harder and harder to work around and presents a significant challenge for both PCB designers and PCB fabricators. To effectively navigate the constraints of the traditional subtractive-etch PCB fabrication processes, PCB designs require advanced PCB fabrication capabilities while pushing the limits of finer feature size, higher layer counts, multiple levels of stacked micro vias and increased lamination cycles.

Pin-package and Via Delay Values
Blog
Pin-Package Delay and Via Delay in High Speed Length Tuning

Take a look at the inside of some integrated circuit packages, and you’ll find a number of wires bonded to the semiconductor die and the pads at the edge of the component's package. As a signal traverses makes its way along an interconnect and into a destination circuit, signals need to travel across these bond wires and pads before they are interpreted as a logic state. As you look around the edge of an IC, these bond wires can have different lengths, and they incur different levels of delay and contribute to total jitter.

6-Layer PCB Design
Blog
6-Layer PCB Design Guidelines

Once you’ve run out of room on your 4-layer PCB, it’s time to graduate to a 6-layer board. The additional layer can give you room for more signals, an additional plane pair, or a mix of conductors. How you use these extra layers is less important than how you arrange them in the PCB stackup, as well as how you route on a 6-layer PCB. If you’ve never used a 6-layer board before, or you’ve had EMI troubles with this stackup that are difficult to solve, keep reading to see some 6-layer PCB design guidelines and best practices.

Altium Designer Interface
Blog
Altium Designer 22.5 Update

We are happy to announce that the Altium Designer 22.5 update is now available. Altium Designer 22.5 continues to focus on improving the user experience, as well as performance and stability of the software, based on feedback from our users. Check out the key new features in the What's New section on the left side of this window!

Are Hybrid PCB Stackups Reliable?
Blog
How Reliable is Your Hybrid PCB Stackup?

PCB stackups often incorporate slightly dissimilar materials that could pose a reliability problem. Hybrid PCBs are one case where the PCB stackup will include different materials, typically a standard FR4 laminate and a PTFE laminate for RF PCBs. Designers who want to take the lead on material selection when designing their hybrid stackups should consider these factors that affect reliability. As with any PCB stackup, make sure you get your fabricator involved in the manufacturing process early to ensure reliability problems do not arise during production.

Monte Carlo vs Sensitivity Analysis
Blog
Monte Carlo Simulation vs. Sensitivity Analysis: What’s the Difference?

In a previous article about circuit simulation and reliability, I looked at how Monte Carlo analysis is commonly used to evaluate circuits that are subject to random variations in component values. Sensitivity analysis is a bit different and it tells you how the operating characteristics of your circuit change in a specific direction. Compared to a Monte Carlo simulation, sensitivity analysis gives you a convenient way to predict exactly how the operating characteristics will change if you were to deliberately increase or decrease the value of a component.

Simulation, Build and Test
Blog
Creating Continuous Integration Pipelines for FPGAs

Field Programmable Gate Arrays, or FPGAs, have become ubiquitous amongst high-speed, real-time digital systems. The speed at which FPGAs operate continues to increase at a dizzying pace but their adoption into Continuous Integration pipelines seems not to trail as closely. In this article we will review the concept of CI pipelines, their application to FPGAs, and look at examples on how to set this up.

Collaborators Visualization
Blog
Soft Locks [Conflict Prevention] in Altium 365

Conflicts can occur when multiple people work on the same project simultaneously. The user might not realize that they are not looking at the latest version of the documentation, leading to problems later. To address this issue, Altium features an intuitive graphical user interface that allows you to examine conflicts quickly and carefully

Tag
Embedded thumbnail for Resolving Errors in the PCB
Resolving Errors in the PCB

We’ve looked at how to set up the Design Rule Checker to help us analyze our PCB design errors. Now it’s time to resolve these errors and prep our design to start generating output files.

Embedded thumbnail for Defining the Layer Stackup
Defining the Layer Stackup

The PCB is designed and formed as a stack of layers and the definition of the PCB layer stack is a critical element of successful printed circuit board design. In Altium Designer, the Layer Stack Manager is used to develop the printed circuit board internal design including layer-pairing, careful via design, any back drilling requirements, rigid/flex requirements, copper balancing, layer stack symmetry, and material compliance. This video guides you through creation of a layer stackup, adding the necessary layers, as well as adding an impedance profile.

Embedded thumbnail for Searching for Errors in Schematic
Searching for Errors in Schematic

Searching for Errors: Errors and mistakes happen to everyone - from beginners to professionals. So we always preach how it is paramount for your design to be validated before pushing it to the PCB. But luckily it’s pretty easy to find and analyze any errors using Altium Designer. We’ll take a look at how to find and analyze errors in your schematic.

Embedded thumbnail for Creating Net Classes
6月 2, 2020
Creating Net Classes

A Net Class is a collection of nets that can be used for creating a targeted design rule. So for example, you may want all power and ground nets to have a minimum track width to handle a specific current rating. So we’ll show you how to assign these nets to a NetClass. 

Embedded thumbnail for How to Transfer Libraries to Concord Pro
New in Altium Designer 20 5月 6, 2020
How to Transfer Libraries to Concord Pro

This video demonstrates how the Library Migrator can quickly move database and integrated libraries to the Concord Pro workspace. Your design can be organized and verified in the Library Migrator before pushing it to the cloud. After migration, the Messages panel will display any missing information.

Embedded thumbnail for Improved Impedance Calculator
New in Altium Designer 20 4月 29, 2020
Improved Impedance Calculator

The impedance calculator in the Layer Stack Manager now supports single and differential coplanar structures. This video shows how the impedance calculator has been improved with new coplanar transmission line structures, greater control over the dimensional properties of the physical structure, and modeling of Conductor Surface Roughness using Surface Roughness and Roughness Factor values. 

Embedded thumbnail for Propagation Delay Support
New in Altium Designer 20 4月 27, 2020
Propagation Delay Support

In Altium Designer 20.0, you can now selectively monitor propagation delay along the whole connection or selected objects, such as tracks, pads, and vias.

Embedded thumbnail for New Routing Capabilities
New in Altium Designer 20 4月 23, 2020
New Routing Capabilities

Advanced routing capabilities help you complete the most basic, as well as the most difficult, routing challenges. In Altium Designer 20.0, we’ve added intelligent control over pad entries that are capable of working with any combination of pad geometry as well as a new any angle routing mode that allows you to make beautiful traces that smoothly contours around obstacles.

Embedded thumbnail for New Length Tuning Engine
New in Altium Designer 20 4月 21, 2020
New Length Tuning Engine

The tuning engine in Altium Designer has been redesigned and is now better than ever. Tuning sections can be picked up and moved to new locations on the track. What is truly remarkable is that the tunings are completely dynamic and change shape and fill patterns depending on the boundaries and surroundings.

Embedded thumbnail for How to Assign Names to Polygons
Working with Polygons 4月 3, 2020
How to Assign Names to Polygons

For some polygons, it is not always reasonable to use an automatically generated name so a custom name is needed. With a proper polygon name, you can quickly find the desired polygon in a list and correctly set the pour priority in relation to other polygons. By using unique names, you can create design rules that apply only to specified polygons.

Embedded thumbnail for How to Use View Mode in Altium Designer Without a License
How-To's 3月 16, 2020
How to Use View Mode in Altium Designer Without a License

In Altium Designer 20.0, you can use Altium Designer in Viewer mode when signed into your AltiumLive account and no active license is being used. The Altium Designer Viewer license can be used by anyone with an AltiumLive account and no other licenses or subscription is needed. The license can be activated from the License Management page. 

Embedded thumbnail for Any Angle Routing
New in Altium Designer 20 2月 26, 2020
Any Angle Routing

With any angle routing in Altium Designer, you're able to expertly maneuver around obstacles on a densely populated board, routing deep into your BGA, eliminating the need for extra signal layers. With an intelligent obstacle avoidance algorithm, you're able to avoid obstancles using tangential arcs, making the most efficient use of your board real estate.

Embedded thumbnail for Schematic Dynamic Data Model
New in Altium Designer 20 2月 26, 2020
Schematic Dynamic Data Model

Recompiling large schematics can take up a lot of time. This is why Altium Designer uses a new dynamic data model, which incrementally and continuously compiles in the background eliminating the need to perform a full design compile.

Embedded thumbnail for Time Based Matched Lengths
New in Altium Designer 20 2月 26, 2020
Time Based Matched Lengths

High-speed digital circuits depend on signals and data arriving on time. If traces are improperly tuned, flight times vary and data errors can be abundant. Altium Designer 20 introduces the calculation of the propagation time on traces and provides synchronized flight time for high-speed digital signals.

Embedded thumbnail for Schematic Rendering
New in Altium Designer 20 2月 25, 2020
Schematic Rendering

A smooth and fast schematic experience awaits thanks to DirectX in Altium Designer. This new implementation smoothes out zooming and panning, and also dramatically speeds up copy and paste functionality.

Embedded thumbnail for Properties Panel for Schematics
New in Altium Designer 20 2月 24, 2020
Properties Panel for Schematics

In Altium Designer version 20.0, the Interactive Properties panel for schematics includes several functional improvements as well as productivity enhancements. The entire layout has been refined to optimize efficiency, icons and graphical previews have been improved, and there is now a smart parameters filter both for schematic lists and components. Dialogs for schematic properties, so beloved by our seasoned users, have returned stronger and better than ever.

Tag
Your search returns no results.